SURVEY ON DISTRIBUTED CANNY EDGE DETECTOR WITH FPGA

Authors

  • Poonam S. Deokar M.E Student, MCEORC, Nashik, INDIA
  • Anagha P. Khedkar MCEORC, Nashik, INDIA

DOI:

https://doi.org/10.29121/granthaalayah.v3.i3.2015.3031

Keywords:

FPGA, Canny Edge Detector, Image, Threshold, Latency

Abstract [English]

The Edge can be defined as discontinuities in image intensity from one pixel to another. Modem image processing applications demonstrate an increasing demand for computational power and memories space. Typically, edge detection algorithms are implemented using software. With advances in Very Large Scale Integration (VLSI) technology, their hardware implementation has become an attractive alternative, especially for real-time applications. The Canny algorithm computes the higher and lower thresholds for edge detection based on the entire image statistics, which prevents the processing of blocks independent of each other. Direct implementation of the canny algorithm has high latency and cannot be employed in real-time applications. To overcome these, an adaptive threshold selection algorithm may be used, which computes the high and low threshold for each block based on the type of block and the local distribution of pixel gradients in the block. Distributed Canny Edge Detection using FPGA reduces the latency significantly; also this allows the canny edge detector to be pipelined very easily. The canny edge detection technique is discussed in this paper.

Downloads

Download data is not yet available.

References

QianXu, ChaitaliChakrabarti and Lina J. Karam ,“A Distributed Canny Edge Detector And Its Implementation On Fpga”978-1-61284-227-1/11/$26.00 ©2011 IEEE DSP/SPE 2011 500-505.

QianXu, Lina J. Karam ,“A Distributed Canny Edge Detector: Algorithm and FPGA Implementation”, IEEE Transactions on Image Processing DOI 10.1109/TIP.2014.2311656.

Srenivas Varadarajan1, Chaitali Chakrabarti1, Lina J. Karam1and Judit Martinez Bauza2 ,“A Distributed Psycho-Visually Motivated Canny Edge Detector”, 978-1-4244-4296-6/10/2010 IEEE, ICASSP 2010.

Wenhao He and KuiYuan ,“ An Improved Canny Edge Detector and its Realization on FPGA” Proceedings of the 7th World Congress on Intelligent Control and Automation June 25 - 27, 2008, Chongqing, China. DOI: https://doi.org/10.1109/WCICA.2008.4594570

Christos Gentsos, Calliope- LouisaSotiropoulou and Spiridon Nikolaidis Nikolaos Vassiliadis “Real- Time Canny Edge Detection Parallel Implementation for FPGAs” 978- 1-4244-8 157 -6/ 1 0 ©20 10 IEEEICECS 20 10 499-502.

Niranjan D. Narvekar and Lina J. Karam, “A No-Reference Image Blur Metric Based on the Cumulative Probability of Blur Detection (CPBD)” , IEEE Transactions On Image Processing, Vol. 20, No. 9, September 20112678-2683. DOI: https://doi.org/10.1109/TIP.2011.2131660

Downloads

Published

2015-03-31

How to Cite

Deokar, P. S., & Khedkar, A. P. (2015). SURVEY ON DISTRIBUTED CANNY EDGE DETECTOR WITH FPGA. International Journal of Research -GRANTHAALAYAH, 3(3), 51–61. https://doi.org/10.29121/granthaalayah.v3.i3.2015.3031